Home
People
Research
Publications
Tools
Teaching
Contact
Light
Dark
Automatic
T.H.-Y. Meng
Latest
POSET timing and its application to the synthesis and verification of gate-level timed circuits
Technology mapping of timed circuits
Automatic synthesis of gate-level timed circuits with choice
Synthesis of timed asynchronous circuits
Synthesis of timed asynchronous circuits
Cite
×